

Design for Manufacturing: An SRC Perspective

PIONEERS IN

COLLABORATIVE

RESEARCH

Some Thoughts on DFM and Nanoelectronics

Ralph Cavin

Acknowledgements



- Luigi Capodieci
- Dale Edwards
- Bill Joyner
- Andrew Kahng
- Andy Neureuther
- Walden Rhines
- Larry Pileggi
- Vijay Pitchumani
- Janusz Rajski
- Juan Rey
- Joseph Sawicki
- Christopher Spence
- Andrzej Strojwas
- Chandu Viswesvariah
- David Yeh

AMD SRC/ AMD SRC/IBM UCSD **U** Berkeley **Mentor Graphics** CMU Intel **Mentor Graphics Mentor Graphics Mentor Graphics** AMD **CMU/ PDF Solutions IBM** SRC/TI

DFM Philosophy



- Research in Nanodevices will have a value if and only if
 - We can find a way to cost-effectively make working circuits by connecting together TRILLIONS of such devices
- Nanoelectronics technologies require
 - a higher level of dialog between designers and process engineers on technology tradeoffs
 - An environment to facilitate these tradeoffs
 - New approaches to encoding information about design into material systems?

Outline



- DFM Principles How do DFM Principles apply to Nanoelectronics?
- SRC research projects on DFM
- Design for Self-Assembly?
- A Review of Design for Manufacturing Guidelines

Design for Manufacturing Guidelines (Generic Conventional Wisdom)



- Reduce the number of parts and Minimize interconnections
- Standardize and use common parts and materials
- Avoid tight tolerances
- Design for ease of fabrication
- Design modular product

Yield

- Yield problems may be:
 - Catastrophic Functional failure
 - E.g. bridging features, via failures
 - Parametric Electrical parameter different than intended
 - E.g. Transistors faster (leakier) or slower

Particle Defect-driven vs. Feature-driven Yield Failure to form features replaces particle defects as the problem



Yield is the main driver for DFM

 Today yield is limited more by printability issues than by fab defects

Countery PDF Solutions

(Source: Dr. Bernd Koenemann, Mentor Graphics Corporation, ITC)



What's 5% more good die worth?

- ◆ \$50M over the life of a cell phone
- \$80M over the life of a game chip
- \$100M per year per fab at 90nm



Reduce the Number of Parts? NO





Avoid Tight Tolerances



One reason why the variability increase in IC performance is UNAVOIDABLE, is the Statistical \sqrt{N} Effect: The physical parameters of a system of *N* atoms are inaccurate within a probable relative error of the order of $\frac{1}{\sqrt{N}}$



Variability is increasing





© Chandu Visweswariah, 2004

Statistical Analysis and Design: From Picoseconds to Probabilities

3 of 86



OEC can help but ultimately can't forestall the inevitable



Drawn vs. printed mismatch grows



A Review of Design for Manufacturing Guidelines as Applied to IC's



- Reduce the number of parts/Minimize interconnections ?
 NO
- Standardize and use common parts and materials?
 - Already done in CMOS, MUST BE implemented in the post-CMOS nanoelectronics research
- Design for ease of fabrication?
 - ✤ DESIGN FOR SELF-ASSEMBLY?
 - Self-Correcting Circuitry
- Avoid tight tolerances?
 - ✤ YES!!! STATISTICAL DESIGN?
- Design modular product?
 - * YES: Extreme Layout Regularity

Design for Manufacturing:

Examples of SRC research projects



- Avoid tight tolerances
 - Designing with Unreliable Components at the Scaling Limit
 - Diagnostic Reasoning for Performance Failures Considering Realistic Noise, Process Variations, and Defects
 - Optimization of Lithographic Induced Variability for Improved Circuit Performance
- Design for ease fabrication

1

1

- Modeling Nanoscale Phenomena for Maskless Lithography
 - Modeling Within-Die Variation and Spatial Correlation Effects for Process/Design Optimization
- Integrated Framework for Reliability- and Process-Variation Aware Design Methodology for VLSI Circuits
- Design modular product
 - Circuit Primitives for Regular Logic Bricks
 - A Formal Methodology for Probabilistic Design of Robust Nanometer Scale Digital Circuits

Optimization of Lithographic Induced Variability for Improved Circuit Performance David Blaauw Michigan



- Process-induced variability has caused increasing uncertainty in chip-level performance, even with advanced and costly RET
- Research is developing new approaches to improve overall circuit performance by tuning RET and equipment parameters

and exploring new circuit design styles and layout practices less sensitive to process variations

 Method assures connection to performance



Figure 2. Circuit level impact of CD control. Contrary to intuition, the setting leading to less well controlled CD distribution shown in (b) resulted in better overall circuit performance.

Integrated Framework of Reliability and Process-Variation Aware Design of VLSI Circuits Mohammad Alam and Kaushik Roy Purdue



- DFM based on both spatial and time variant process parameters
- Develops models for time and stress dependent parameter drifts
- Develops a sizing tool using Lagrangian relaxation algorithm for global optimization of transistor widths
- Work will consider time dependent parameter shifts from all degradation sources
- Preliminary benchmarks show savings of 20% area while maintaining the same yield and performance
- Primary output design toolkit and Spice models





Modeling Nanoscale Phenomena for LithographyNeureutherBerkeley





Circuit Primitives for Regular Logic Bricks Larry Pileggi



- Research proposes to derive the set of fixed size transistor/logic primitives to build the most efficient regular logic bricks for implementation of digital circuits in nanoscale technologies
- By introducing restrictive design rules, RET-correct designs can be created by construction
- A design flow that guarantees geometrical regularity by way of a small collection of regular logic structures will be used
- Minimal impact to area and performance



Figure 1 : Polysilicon gate length variations comparison.





Design for ease fabrication

DESIGN FOR SELF-ASSEMBLY?

Energetics of Patterning and Manufacturing Defects





Bond Energy in Solids: 3-8 eV <<500 eV

Since the energy to 'print' far nanometer regime features far exceeds the bond energy of solids, defects from printing are inevitable

Manufacturing is Information Transfer

- Foundational knowledge base is needed





Energetics of Assembly: Biological Inspiration



The 9-month development of a newborn:

Input: **Conventional Subtractive** •Weight of newborn *m*=**3 kg** •Composition: 70% H_2O + 30% $C_3H_6O_2N$ (amino acids) Manufacturing: Energy per atom •Additional calories for pregnant woman: 300 cal/day $\varepsilon_{total} = 2 \times 10^{-15} \frac{J}{-10}$ •Time: 9 month Calculation: at •Total additional energy of pregnancy: E= 300cal/day*4.18J/cal*9mon*30day/mon=338580 J •Number of assembled molecules: $N = \frac{N_A}{M}m = 4.62x10^{25}$ Assembly with less energy would ease • Energy per assembled molecule: $\varepsilon = \frac{E}{N} = 7.34 \times 10^{-21} \frac{J}{molecule}$ manufacturing molecule Assembly rate: N/t=2x10¹⁸ molecule/s constraints

Assume a transistor occupies a volume of ~ 1x10⁶ nm³, corresponding to ~50M silicon atoms. At biological growth rates, a 1Gb chip could be built in about 5 s. Regular arrays of simple elements can be produced by self-assembly driven by equilibrium thermodynamics





Self-Assembled 2-D array of Au clusters, (D. Janes/Purdue)



T.I. Kamins and R.S. Williams, Appl. Phys. Lett. 71 (1997)



Li et al, Phys. Rev. Lett. 88 (2002)

However, we need very complex structure with very high information content – *We need to tell atoms where to go*

Our understanding of self-organization is embryonic



Can we encourage matter to assemble into a structure we want?



<u>The key task is to find the information sources and</u> <u>channels to convey the assembly instructions.</u> For example, can we learn secrets of living matter to build things?

Sources of Information for self-organization of complex structures:

Time-dependent environment parameters (non-equilibrium processes) Embedded Code (e.g. DNA) Fundamental Constants: DNA of Universe?

"We have no theory, that gives us a metric for the information embodied in a physical structure...This missing metric (may) be the most fundamental gap in the theoretical underpinnings of information science".

Frederick Brooks (IBM 360 Architect, currently UNC Chapel Hill), 2003

How would Self-Assembly Change the DFM Equation?



- If we can find a way to encode assembly information into a process from the bottom-up, the belief is that we can more precisely control the location of each material particle.
- Would designers encode designs in DNA-like descriptors?
- The process engineers task would be to create a precisely controlled process environment into which the design information is inserted
- Speculative but would design simultaneously embrace process and DNA design?

Conclusions



- DFM is driven by production yield difficulties in developing new generation of devices and circuits.
- Division between fabless and fab means that a lot of communication between design and process development that used to take place is not taking place.
- A zillion start-ups are offering solutions but it is not clear yet what the real problems are and it is likely that when the key problems are identified that fundamentally new approaches will be required.

Conclusions



- When considering sources of variations there are several problems in identifying the fundamental physical causes. Little data is available, and there is poor communication of information.
- While we have good underlying physical models of individual effects we have yet to build the knowledge base to do predictive simulation and EDA.
- Communication of possible solutions is an issue as design rules may not be an adequate basis for expressing solutions to the problem and fewer designers are talking to technologists.
 - With more companies going fab-less there is even weaker communication.
- The process technology is going to get even more complex.

Possible Agenda for Collaboration



- Can we define real problems by sharing pre-competitive data?
- Develop a framework for a synergism between circuit design and process control?
- Instead of doing it empirically develop first-principle methods to comprehend DFM variation issues?
- Form an International Consultative Working Group to coordinate fundamental research in self-organization for nanoelectronic manufacturing with an emphasis on design?

Acknowledgements



- Luigi Capodieci
- Dale Edwards
- Bill Joyner
- Andrew Kahng
- Andy Neureuther
- Walden Rhines
- Larry Pileggi
- Vijay Pitchumani
- Janusz Rajski
- Juan Rey
- Joseph Sawicki
- Christopher Spence
- Andrzej Strojwas
- Chandu Viswesvariah
- David Yeh

AMD SRC/ AMD SRC/IBM UCSD **U** Berkeley **Mentor Graphics** CMU Intel **Mentor Graphics Mentor Graphics Mentor Graphics** AMD **CMU/ PDF Solutions IBM** SRC/TI