Nanoscale MOSFET fabrication Bulk: improvement with superhalo

Conventional MOSFET architecture

- 1.2nm SiO₂ gate oxide
 In situ doped polysilicon Gate
 Channel : non intentionnaly adjust
 but Super Halo SH :(only BF₂ halos)
 or Non super Halo NSH :
 (B II + BF₂ halos)
- As extensions
- 30nm nitride spacers
- As HDD Source and drain
- RTP spike anneal 1050°C



G. Bertrand et al., Proceedings ULIS 2003 SSE July 2004

Lgmin= 16nm S.Deleonibus LETI - June 2005 Yokohama

Panel session IFST 2005



et.

2005



Limitation to transport



G. Bertrand et al., Proceedings ULIS 2003 SSE July 2004

œ



From Fully Depleted SOI to Double Gate CMOS





LETI: Wafer Bonding TiN gate M. Vinet et al., SSDM2004, Sept 2004

STMicroelectronics : SON GAA Lg=25nm S.Harrison et al., SN Workshop 2004, S.Monfray et al., IEDM2004

œ

Leff 2005 **Multigate MOSFET architectures : Non Planar approach**





N⁺ Poly Si Gate 10nm -Buried Oxide (a) 5nm (b) Buried Oxide



INTEL: Poly gate Trigate Lg=60nm 3 channels B. Doyle et al., VLSI Tech Symp 2003

TSMC: Poly gate FinFET Lg=5nm



FLYang et al., VLSI Tech Symp2004





Leti 2005

Double gate versus Single gate(FDSOI) MOSFET by Wafer Bonding(Lg=40nm)



Output characteristics of 40nm drawn gate length DG and FD transistors.

M.Vinet et al., SSDM 2004, Sept2004, Tokyo

Transfer characteristics of 40nm drawn gate length DG and FD transistors @ Vd=20mV and 1.2V

IST NESTOR project





S.Deleonibus LETI - June 2005 Yokohama Panel session IFST 2005

IST NESTOR project

Mobility enhancement



- ESL-sSi : \oplus m* reduction \oplus strain enhancement
- $sSiGe : \oplus m^*$ reduction \bigcirc extra charged defects
- $sSi : \bigcirc$ quantization effects \bigcirc phonon scattering not dominant

Original & in-depth characterisation of μ_{eff} in strained devices



011

10

Ge versus Si

- 4 Low field mobility higher than in silicon
- 4 Electron and hole mobility values are closer than in Si => Design compactness.
- 4 Energy relaxation time > in Si=> velocity overshoot appears for higher L than in Si.
- 4 **Dopant Activation at lower** temperatures. High dopant diffusivity.
- 4 Compatibility with highκdielectrics(necessity)
- 4 GeOI : demonstrated feasability
- 4 III-V (GaAs)/ Ge co-integration: Optoelectronics, RF, power devices,...

but

- 4 Lower bandgap than Si. Junction leakage.
- 4 Higher K than Si(Cj, SCE, DIBL,etc...)
- 4 Lower thermal conductivity than Si(Self heating,...)
- 4 CMOS process Integration is an issue



Band Gap *versus* Lattice Parameter for IV, III-V, and II-VI Semiconductors





From SON to Multichannels and Multigates



STMicroelectronics : SON GAA Lg=25nm S.Harrison et al., SN Workshop 2004, S.Monfray et al. ,IEDM2004

MBCFET(Multichannel)

IonN=2100µA/µm IoffN=1.3µA/µm Lg=30nm

Samsung MBCFET GAA

SYLee et al., VLSI Tech. Symp. 2004, June 2004 Honolulu(HI)

VLSI Tech. Symp. 2005, June 2005 Kyoto(Japan)



œ

leť



From Double gate to Nanowire



FLLiang, VLSI Tech Symposium 2004, June 2004, Honolulu(HI)



	Я
U.	A



HP sub 32nm node(Lg=13nm ITRS)

- Bulk or planar SOI, and when?

FDSOI, introduction 2007

-FinFET or tri-gate, and when?

DGMOS Multigate 2011-2013(Lg=13nm). Co-integration with planar FDSOI.

Global strain, local strain, or other techniques, and when?

Local(2005), global and dual(otherwise impact on CMOS design)

For High-performance or low-power applications?

LSTP: FDSOI, Multigate (both w HiK + Metgate)

LOP: FDSOI+Strain, Multigate(both w HiK + Metgate)

HP: FDSOI+Strain, Multigate, Multichannels (both w HiK + Metgate)

-Si nanowire, carbon nanotube FET, or other new devices, and when?

Si, Ge, sSi, sSiGe, sGe nanowires channels On Insulator@ sub 32nm already (Multigate w sub 10nm width) Dual channels and gates.

CNTransistors and interconnects sub 22nm node