IFST 2005 19-21 June 2005, Yokohama, Japan

Overview of Future Memory Devices - from Stacked Memory, Gain Memory, SEM to Molecular Memory

Kazuo Nakazato

Nagoya University

Semiconductor Memories

Memory	SRAM	DRAM	FLASH
Feature	high-speed low power	low cost high-density high-speed	low cost high-density ROM
Application	server, CPU cache memory	computer main memory	mobile equipment replacement of hard disk
Memory Cell			┤ <u></u> ┥ ┥
Cell Size	130 F ²	6 - 8 F ²	4 - 10 F ²
Access Time	10 ns	40 ns	10 μs

Stacked Vertical MOSFET



Why Stacked Vertical ?

3-d Memory Cell



р

: carrier density

Example of Distribution of Grain-boundaries



gate oxide

Characteristics of SV-MOSFET

show very similar to single-crystal MOSFET



 \odot measured — device simulation with 300 cm²/Vs



Characteristics of p-type SV-MOSFET stacked on substrate MOSFET



533MHz 64Mbit SRAM



T Kikuchi, S Moriya, H Matsuoka, K Nakazato, A Nishida, H Chakihara, M Matsuoka, and M Moniwa, IEDM Dec. 2004

SRAM Cell Size vs Process Node



Cell size of next generation can be achieved by the present process node

Huge investment is required for setting up next process node. Memory with minimum cell size may become standard cell finally.

Semiconductor Memories

Memory	SRAM	DRAM	FLASH
Feature	high-speed low power	low cost high-density high-speed	low cost high-density ROM
Application	server, CPU cache memory	computer main memory	mobile equipment replacement of hard disk
Memory Cell			┿ ┙ ┙
Cell Size	130 F ²	6 - 8 F ²	4 - 10 F ²
Access Time	10 ns	40 ns	10 μs

DRAM 1-T cell



post DRAM cell





PLEDM - memory cell



Stacked structure

Minimum sized gain cell (~ half of DRAM 1-T cell)

Tunnel transistor

high ON/OFF current ratio (high speed/long retention time)

Stacked Tunnel Transistor - PLEDTR





- (a) Schematic cross-sectional view showing device operating principle
- (b) Conduction band energy diagram

Source/Drain Barriers



Effect of Source and Drain Barriers



ON current



thickness of Si₃N₄ tunnel barrier (nm)

Formation of Stable Thin Tunnel Barriers



C drain barrier shutter barrier source barrier

60 nm channel PLEDTR



K Nakazato, K Ito, H Mizuta, and H Ahmed Electron. Lett., 35 (1999), pp.848-850

Operation of PLEDM device



Memory Cell Layout



plan view

cross sectional view

Electron Number Stored in a Memory Cell



Coulomb Blockade



Single-electron Memory



Silicon In-plane Gate Multiple-Tunnel-Junction



Naturally formed Electron Islands



Si Single-electron Memory



one bit = one electron



Random Write to Single-electron Memory Cell Array



Single-electron Transistor – CMOS Hybrid Memory Array



Appl. Phys. Lett. 74, pp. 1293-1295 (1999)

Molecular Single-electron Memory



Summary

