Lost 20-years Since 1990 **Semiconductor in Japan** Today, Yesterday, and Then **Future**

Takayuki Ohba The Univ. of Tokyo


Tb/cm²

WOW 3D Integration Technology Realizing Unlimited ULSIs Bumpless and Dual-Damascene Via-Last after Bonding Ultra-Thinned Wafer Back-to-Front Stack

The University of Tokyo, Ohba Lab, WOW Alliance, and WOW Research Center




















Yesterday, Today... Market share in Semiconductor







Comparison on WW R&D Budget




Source: after Nikkei April 23, 2012 Estimated by 2009-2010





Impact Factor of Semiconductor Industries







No Longer No Choice Run from Place to Place









Needs True-Integration among National Projects

Almost same research budget being provided but...






Needs Tangible Integration

- ✓ Business oriented target
- ✓ Leadership on strong steering
- ✓ Flexible planning and attractiveness for innovation
- ✓ Global opportunities
- ✓ Short and Long term Support









Big shock let them know how to survive!





Do you want stay "Scaling Spa" any further?



















BRICs = Brazil, Russia, India, China NEXT11 = Iran, Indonesia, Egypt, South Korea, Turkey, Nigeria, Pakistan, Bangladesh, Philippine, Vietnam, Mexico






WW Semiconductor Market (Billion USB)








Needs more Memory/CPU/Interface Devices








3DI Roadmap using WOW Technology








3D Market and Scaling for TSV Interconnects







3D Manufacturing Roadmap








Coming 3D Era





Scaling and Form Factor


Until now, huge 3D pictures have been proposed. Control of the second se








Trends of Mobiles









Profit Model in the Scaling















Throughput for Lithography











Comparison of Yield for Large Integration

Scaling (Dual-Mask Patterning)


3D Wafer Stack (4-stack)







enter









Technology Driver in Semiconductor

2D Wafer Integration Technology







Y. Sugimoto et al., Science, Vol.322 (2008) pp.413-417 ~1nm

✓ ~45nm by ArF ~22nm by Immersion **3D Wafer Integration Technology**

$10 \mu m$ Ultra-Thinning

3DI WOW Technology



300mm w/ Existing nodes

Large integration w/o limitation

Various Applications DRAM/DRAM Flash/Flash DRAM/MPU MPU/MEMS MEMS/MEMS 4G/2-stack 8G/4-stack 16G/8-stack

1T/256-stack 2T/1k-stack

Multi Wafer Stack

Hopefully...E




450mm Wafer





Experience on Wafer enlargement 6inch \rightarrow 8inch Two Year Delayed 8inch \rightarrow 12inch Five Year Delayed 12inch \rightarrow 450mm, more than 10 Years?








Technology Driver in Semiconductor


2D Wafer Integration Technology







Advantages of 3D Integration






Univ. of Tokyo and WOW Alliance



VLSI2012 AMC2008 IEDM2009 Wafer level Ultra thin 7 stacked TSV's No degradation of 45nm-node strained WOW **Bumpless** Tr after thinned down to 7- µm 10.50 Del Chap Via 7 Interconnects Device Multilevel CurSi OCCUPATION OF TAXABLE PARTY OF TAXABLE P ned 5 **IITC2010** hinning M3 High reliability multiple TSV M2 integration using by LT-PECVD process Ballary Manning Albert Tenning Salara Sciences N. Maeda, et. al AMC2008 Cu-Multiple, TSV ten (mit/um) tion (multiple) 12µm 10µm **TSV's process** sil2 IITC2009,MRS2009 **VLSI2010** Design for lower thermal No degradation of FRAM after Gil1 stress BEOL thinned down to 9- µm P2T capacitor 3 stacked TSV structure **VLSI2011** 10µm Micro channel closed DEDL Cult own Si substrate loop system ~9um **Evaporation part** DEDL Cut one of -6-µm Pump Adhesive Heater & Sensor 1) Multi-TSVs Si thickness CU TEV BFOI High Flexible dameter Z => After Weinsteine Connect Cooling Stress Reduction Rathree indensation part Building sharps (a.u.) 10 mm ensor 3 to 10






*Assuming 10-stacked 1000-3D Memory sets using 300-mm wafer





Bumpless Interconnects for WOW/COW




Thinning-First and then Vertical Interconnection Processes





Bumpless Interconnects for WOW/COW

Multi-stack Wafers



Thinning-First and then Vertical Interconnection Processes






A Comparison of TSV Interconnects

Conventional with Bump


Via-last/middle, Thinning-last



Comparison of conventional TSV using bump electrode (left) and bumpless TSV (right) for WOW and COW technologies. The aspect ratio decreases with thinning of wafer and becomes less than 5 at the total thickness and diameter of TSV of 25 mm and 5 mm, respectively.












Bumpless and Ultra Thinning Enables Higher Throughput








Front-end Compatible Process


Cu/Low-k Interconnects

✓ Dielectrics Deposition
 ✓ Dual-Damascene Etching
 ✓ Cu Plug and Metallization



Cu/Si Interconnects


- ✓Thinned Wafer Bonding
- ✓ Dual-Damascene TSV Etching
- ✓Cu Plug and Metallization







Comparison of Leakage Current








100-nm

100-nm

Thinning Module Cont'd




Cross-Sectional View of Si Substrate

Cross-sectional TEM image of Si substrate after thinning from the backside using Back Grind (Post BG), BG + Ultra-Poligrind (Post UPG), BG + Chemical Mechanical Polish (Post CMP), and BG + Dry Polish (Post DP), respectively.





Roadmap of Wafer Thickness








Further Evaluation for the Ultra-Thinning


Default = $10\mu m$ Target ~ $5\mu m$







Thinned down to 7-μm using 45nm Node MPU




Cross-sectional SEM image of 300 mm wafer containing 35 nm-gate-length SRAM logic devices, thinned to 7 μ m. Kim et. al., IEDM 2009






History and Future in Semiconductor





やはり生物に学ぼう









Conclusions Bridging tool and architectures 2D to 3D Chip to Wafer PKG to Front-end processing

3D will become main stream later than 2015.
Japan has opportunities if we could change.





Acknowledgements

This study was carried out based on the three-dimensional integration development program o liance at the o, and author tha allance men Universi laiwan) and the WO ent