【主催】技術研究組合 超先端電子技術開発機構(ASET) 【共催】独立行政法人 新エネルギー・産業技術総合開発機構(NEDO)

ドリームチップ 平成23年度研究成果報告会 パネルディスカッション

コーディネータ: 傳田 精一 先生 パネリスト : 小柳 光正 先生 桜井 貴康 先生 池田 博明 ASET研究部長

1

Dream Chip Project Panel Discussion

> Domestic OSAT TSV main stream TSV 3D Device

Dr. S. Denda

Nagano Prefectural Institute of Technology Nagano Jisso Forum



June 6.26, 2012

3D Semiconductor Supply Chain

R&D	Design	FEOL BEOL		Packaging	
2010s					
R&D	Design	FEOL		MEOL	BEOL
Wafer process			TSV	Stack	
Supply Chain					
R&D	Design	Foundry		OSAT	
		1	Г		



Can Domestic OSAT Grow up?

Powerful supports for 3D

Vacuum Equipment Cu via Plating Wafer Dicing Wafer Thining CMP Wafer Handling Polymer Materials Die Bonding Organic Substrate





Typical via structure





Problems in via middle process





C to W hybrid bonding, with ICF and WLP

Mainstream for TSV-3D devices Thin wafer, fine pitch, multi bump, low cost



Requirement: new materials, support system, handling, dicer, bonder



Comment on TSV Products—Wide I/O DRAM

Big demand for smartphone DRAM
512 bus width (1,200bumps)[®] in 2013
4K bus width (~8,500bumps)[®]
For more than 4K, larger chip size and excessive connections



JEDEC JESD229

1JEDEC 2ASET



Comment on TSV products -2.5D device

Homogeneous and heterogeneous Thin Si interposer Warpage takes place Thick interposer Higher performance, higher cost





Dream Chip Project Panel Discussion



Design and Test Issues In Heterogeneous 3D-LSI

Mitsu Koyanagi

New Industry Creation Hatchery Center Tohoku University Sendai, Japan



Heterogeneous 3D System Integration Projects in Tohoku University



Super-Chip Fabrication by Multichip-to-Wafer Bonding







ASET (Association of Super-Advanced Electronics Technologies)

Configuration of 3D stacked LSI



<u>1st layer : CIS chip</u> 180nm 1-Poly 6-Metal CMOS Image sensor technology 2nd layer : CDS chip 180nm 1-Poly 6-Metal CMOS Mixed signal technology 3rd layer : ADC chip 90nm 1-Poly 9-Metal CMOS Mixed signal technology <u>4th layer : I/F chip</u> 130nm 1-Poly 8-Metal CMOS

Logic technology

Emerging challenges for simulations 7



ASET (Association of Super-Advanced Electronics Technologies)

June , 2012





ASET (Association of Super-Advanced Electronics Technologies)



10

Block diagram and terminals





Without parallel codesign

•Future proofing

After P. Franzon (NCSU) 3DIC 2011, Osaka



June , 2012

The "issues" to be resolved

- Signaling
- Timing
- Power Delivery DC
- Power Delivery AC (i.e. Noise)
- Thermal control
- Physical integration technology
- Redundancy management
- Test and Validation support
- Integration with CAD
- CAD interchange

After P. Franzon (NCSU) 3DIC 2011, Osaka

June , 2012

3D Design Flow in NC State University (True 3D Flow)





3D Technology & Design Kit

- Target technology
 - Uses ST-Microelectronics high-speed CMOS library
 - Uses TSV middle (Ø10μm) + Copper Pillar (Ø10μm)
 - Is a Flip-Chip packaging assembly
 - Is a Face2Back, Die to Wafer 3D stacking assembly
- Back End kit
 - Virtuoso tech file addon kit for 3D layers
 - EDI Techno file & captable
 - DRC & LVS « 3D » addon kit





After P. Vevet, 3D-Architecture 2011, San Francisco



EDI 3D-IC Stack Design Implementation & Analysis

- Cadence Encounter 3D-IC design implementation is developed in collaboration with major foundries and advanced system designers.
- Supports a comprehensive 3D-IC modeling for both implementation and analysis.
 - Different types of 3D Interconnect: TSV, microbump, cupper pillar or direct bonding and backside metal layers.
 - Multiple set of manufacturing rules
- Supports multiple types of 3D-IC stacking in design implementation and analysis
 - Silicon interposer
 - Vertical stack.
 - Mixed stack.
- EDI Design methodology and design flow are proven with several 3D-IC tape-out.





After P. Vevet, 3D-Architecture 2011, San Francisco

3D Test



June , 2012

3D Testing and DfT



鎌田資料 (ASET デジアナ混載WG)

3D DfT Architecture

Example Functional Design

- ≥2 stacked dies, possibly core-based
- Inter-connect: TSVs
- Extra-connect: pins Example Existing Design-for-Test
- Core: internal scan, TDC, LBIST, MBIST; IEEE 1500 wrappers, TAMs
- Stack product: IEEE Std 1149.1 3D-DfT Architecture
- Test wrapper per die
- Based on IEEE 1149.1 or 1500
- Two entry/exit points per die:
- 1. Pre-bond : extra probe pads
- 2. Post-bond: extra TSVs

3次元 DFT アーキテクチャの検討



設計から見た 三次元積層技術の将来展望と課題

東京大学 教授 桜井貴康

<u>tsakurai@iis.u-tokyo.ac.jp</u> <u>http://lowpower.iis.u-tokyo.ac.jp/</u>

実空間をカバーし発展するIT社会インフラ



高騰する半導体集積回路の開発費



P. Garrou, "3D Drivers," Tutorial at 3D System Integration Conference, p.12, Sept. 2009.



T.Sakurai



D. Mizoguchi, Y. Yusof, N. Miura, T. Sakurai, T. Kuroda, "A 1.2Gb/s/pin Wireless Superconnectbased on Inductive Interchip Signaling (IIS), "ISSCC'04, pp. 142-143, Feb. 2004. N. Miura, D. Mizoguchi, Y. B. Yusof, T. Sakurai, and T. Kuroda, "Analysis and Design of Transceiver Circuit and Inductor Layout for Inductive Inter-chip Wireless Superconnect," *Symp.* on VLSI Circuits, pp. 246-249 June 2004.

Performance scales



N.Miura, H.Ishikuro, T.Sakurai, T.Kuroda, "A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping," Paper#20.2, ISSCC, Feb.2007.

30Gb/s/ch Clock and Data Transmission



Y.Take, N.Miura, T.Kuroda, "A 30Gb/s/link 2.2Tb/s/mm2 Inductively-Coupled Injection-Locking CDR," A'SSCC'10, Nov. 2010.

Challenges of Supply-Chain for 3D Stacking Systems

June, 2012

Hiroaki Ikeda

3D-Integration Technology Research Department, ASET (Association of Super-Advanced Electronics Technologies) [http://www.aset.or.jp/]



Predictable Application for 3D Stacked System



ASET (Association of Super-Advanced Electronics Technologies)

Infrastructure for the next



Supply Chain Example for Memory + Logic



Memory Cubes will serve Supply Chains for Memory and Logic. They are "Pipe-Cleaner" for volume production and more sophisticated devices.



Supply Chain Example for Memory + Logic



June , 2012

Homogeneous Stacking Yield (W2W)

Random Failures









Requires better redundancy design for random failures

Underfill Solution?



June , 2012

6

Fixed Location Failures







Interconnects Failure Recovery

Ultra wide bus with 4,096 bumps





Lowering Cost:

Lower TSV Forming Cost (Deep-Si Etch, Plating, etc) Thinning without WSS Faster Throughput of MEOL/BEOL Dicing/DPU Yield Improvement Stacking Yield Improvement

Reliability:

DfT \rightarrow BIST, SCAN, JTAGIn-Situ Testing \rightarrow Direct probing to Micro-bumpsLowering Stress \rightarrow Countermeasure for WarpageThermal Managements \rightarrow Cooling System Design

Advanced Failure Analysis:

Non-destructive Metrologies (Physical/Electrical) Co-design for DfT/DfM

