3DIC & TSV interconnects business update

ASET presentation.
Fields of Expertise

- Yole Developpement is a market, technology and strategy consulting company, founded in 1998. We operate in the following areas:
  - Power Electronics
  - Photovoltaic
  - Microfluidic & Med Tech
  - Advanced Packaging
  - MEMS & image sensors
  - HB LED, LED & LD
  - Equipment and materials

- Our expertise is based on research done by our in-house analysts, conducting open-ended interviews with most industry players.
  - 30 full time analysts with technical and marketing degrees
  - Primary research including over 3,500 interviews per year
Mission Statement: Knowledge-Based Company

• Help our customers develop their business through specific analysis, reports & services providing:
  ➢ Accurate market data, market segmentation and marketing analysis
  ➢ Technology evaluation; cost estimates and COO analysis
  ➢ Patent portfolio analysis, licensing strategy and implementation
  ➢ Identification of strategic development opportunities for companies and business units
  ➢ Support for M&A, due diligence, and identifying new investors
  ➢ Advertising opportunities in YOLE magazines, webcasts and specific events

• You get operational results from Yole analysis and actions
4 Business Models

• Custom Analysis:
  - Largest part of Yole activities
  - Covered by NDA agreement
  - A few days to several months of work, depending on objectives

• Published Reports:
  - An average of 40 reports published every year
  - Available individually or through Annual Subscription Program
  - Market and technology reports, Patent analysis, Reverse Engineering/Costing reports and Reverse Costing tools

• i-Micronews Media:
  - Newsletters and webcasts on 3D, MEMS, Power electronics, LED and imaging
  - Advertising services providing access to our 45 000+ subscribers to be visible and diffuse information on your company and products

• Yole Finance services:
  - M&A (buying and selling)
  - Due diligence
  - Fund-raising services
Our Global Activity

- 30% of our business is in North America
- 40% of our business is in EU Countries
- 30% of our business is in Asia

Locations:
- Yole Inc.
- Yole Paris S+C
- Yole Développement Lyon HQ
- Yole Korea
- Yole Japan
- Yole Taiwan
Some of Our Customers

Financial investors & industry advocates

Suppliers (equipment, wafers, materials)

Component manufacturers

Integrators, system suppliers & end users

Booz | Allen | Hamilton

APPLIED VENTURES

SMH CAPITAL Investment Banking Group

CHIPWORKS

Scottish Enterprise

R&D Organizations

Financial investors & industry advocates

Suppliers (equipment, wafers, materials)

Component manufacturers

Integrators, system suppliers & end users

Booz | Allen | Hamilton

APPLIED VENTURES

SMH CAPITAL Investment Banking Group

CHIPWORKS

Scottish Enterprise

R&D Organizations

Booz | Allen | Hamilton

APPLIED VENTURES

SMH CAPITAL Investment Banking Group

CHIPWORKS

Scottish Enterprise

R&D Organizations
For each of the studied device packaging possibilities is considered and modeled with a penetration rate

Knowing the IC forecast (in unit and wafer), advanced packaging forecasts are extracted

In this report, three advanced packaging platforms are considered: 3DIC, 3D WLCSP and 2.5D Interposer

<table>
<thead>
<tr>
<th>Device type</th>
<th>Mid-end Process Steps</th>
<th>AP Platforms</th>
<th>Active</th>
<th>Passive</th>
<th>Wafer Bonding</th>
<th>TSV</th>
<th>RDL</th>
<th>Bumping</th>
<th>Balling</th>
</tr>
</thead>
<tbody>
<tr>
<td>3DIC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Optional</td>
<td>X</td>
<td></td>
<td>Optional</td>
<td></td>
</tr>
<tr>
<td>3D WLCSP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>2.5D Interposers</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Double Side</td>
<td></td>
</tr>
<tr>
<td>WLCSP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Embedded Die</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>FOWLP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Flip-Chip</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>Optional</td>
<td></td>
</tr>
<tr>
<td>WLOptics</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WLCapping</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>
3D Integration: Halfway Between SoC and SiP

More Than Moore: diversification

3DIC technology is seen today as a new paradigm for the future of the semiconductor industry, as it will enable several more decades of chip evolution at ever lower cost, higher performance and smaller-size features.
Why, When and How 3D?

The rapid evolution of 3D thinking in the IC community is astonishing
- Two years ago, the big question was “Why 3D?”
- Today’s questions are “When 3D?” and “How 3D?”
- In less than a decade from now, we will wonder “Why 2D?”

2D SOC
“All-in-One chip system integration”

All functions on 28nm lithography
→ Chip area ↑, Cost ↑

3DIC / 3D SoC
“De-integrated & Re-integrated SOC”

Thanks to 3D, heterogeneous functions are integrated:
- On different lithography nodes
- On different wafer sizes
- In different wafer fabs
- By different players

→ Cost ↓, Performance ↑, Size ↓
3D IC Market Drivers
*Unchanged since 2010!*

### Performance-driven
- Interconnect speed / bandwidth and reduced power consumption

### Form factor-driven
- Achieving the highest capacity / volume ratio

### Cost-driven
- Partitioning
  - 3D vs. “More Moore”
    - Can 3D be cheaper than going to the next lithography node?

### Electrical performance
- RF-SiP
  - Power.
  - Analog.

### Heterogeneous integration
- Co-integration of RF+logic+memory + sensors in a reduced space

### Optimum Market Access Conditions
- Wide IO memory
- DRAM
- CPU
- GPU
- Flash

### Wide IO memory
- 3D IC
- CIS
- Analog.
- Power.
- RF-SiP

### Electrical performance
- Interconnect speed / bandwidth and reduced power consumption

### “More than Moore”

### Density
- Achieving the highest capacity / volume ratio
3DIC & TSV Market Forecast

Top-Down Analysis
Global TSV Chip Wafer Forecast

Breakdown by segment (12”eq. wafers)

- **Logic 3D SiP/SoC**: including interposer chips, APE, CPU, FPGA, wide IO memory, etc. is poised to become the most important industry using 3D platforms over the next few years.

---

**Global TSV Chip Wafer Forecast (All 3D Platforms)**

Breakdown by Segment (12”eq wafers)

- **3D Stacked NAND Flash**: 8,877,200
- **3D Wide IO Memory**: 110,215,252
- **Logic 3D SiP/SoC**: 9,734,169,677
- **3D Stacked DRAM**: 15,954,146,200
- **MEMS/Sensors**: 92,29,809,76,772
- **LED**: 4,395,8,759,18,890
- **RF, Power, Analog & Mixed signal**: 21,676,29,889,41,875
- **Imaging & Optoelectronics**: 412,601,569,870,732,179,902,097,1,150,238,1,441,846,1,734,066,2,073,206

**TOTAL**: 4,387,64,654,283,930,014,1,445,655,2,526,839,4,047,002,6,393,259,9,656,421
Infrastructure & Supply Chain Analysis
Traditional IC Packaging Supply Chain*

* Main business models represented in red
Transforming IC Packaging Supply Chain*

* Existing business models represented in red, new business models in orange

- **Design of chip & package**
  - Silicon Manufacturing « Front-end »
  - Wafer Level Packaging « Middle-end »
  - Package Assembly & Final test « Back-end »

- **System/Product**
  - Sub-Module/Sub-systems Design & Assembly
  - PWB suppliers (motherboard)
  - Package substrate laminate suppliers
  - Substrate material suppliers (FR4, BT resin, Cu clad, etc...)

- **IDMs (Integrated Device Manufacturers)**
  - Fab-smart players (foundry services + focused internal investment in manufacturing & critical IP)
  - IDM players (Integrated Device Manufacturers)

- **Integrated wafer/package manufacturing foundries**
  - Wafer foundries
  - OSATs (Open Source Assembly & Test houses)
  - WLP houses (no need for traditional substrate)
  - Wafer Bumping houses
  - PCB/PWB houses with Embedded die capability

- **BE Packaging materials suppliers**
- **BE Packaging equipment suppliers**
- **Passive comp. & SMT materials suppliers**
- **SMT equipment suppliers**

- **Fab-less IC players**
  - Fab-smart players

- **OEMs (Original Equipment Makers)**
  - ODM / EMS / DMS (electronic design & manufacturing services)
  - SIP design houses
  - Passive comp. & SMT materials suppliers

- **Silicon Manufacturing « Front-end »**
  - Design of chip & package

- **Wafer Level Packaging « Middle-end »**

- **Package Assembly & Final test « Back-end »**

- **Sub-Module/Sub-systems Design & Assembly**
  - PWB suppliers (motherboard)
  - Package substrate laminate suppliers
  - Substrate material suppliers (FR4, BT resin, Cu clad, etc...)

- **Front-end related materials suppliers**
  - FE related equipment suppliers
- **Integrated wafer/package manufacturing foundries**
  - Wafer foundries
  - OSATs (Open Source Assembly & Test houses)
  - WLP houses (no need for traditional substrate)
  - Wafer Bumping houses
  - PCB/PWB houses with Embedded die capability

- **BE Packaging materials suppliers**
- **BE Packaging equipment suppliers**
- **Passive comp. & SMT materials suppliers**
- **SMT equipment suppliers**

- **Silicon Manufacturing « Front-end »**
  - Design of chip & package

- **Wafer Level Packaging « Middle-end »**

- **Package Assembly & Final test « Back-end »**

- **Sub-Module/Sub-systems Design & Assembly**
  - PWB suppliers (motherboard)
  - Package substrate laminate suppliers
  - Substrate material suppliers (FR4, BT resin, Cu clad, etc...)

- **Front-end related materials suppliers**
  - FE related equipment suppliers

- **Integrated wafer/package manufacturing foundries**
  - Wafer foundries
  - OSATs (Open Source Assembly & Test houses)
  - WLP houses (no need for traditional substrate)
  - Wafer Bumping houses
  - PCB/PWB houses with Embedded die capability

- **BE Packaging materials suppliers**
- **BE Packaging equipment suppliers**
- **Passive comp. & SMT materials suppliers**
- **SMT equipment suppliers**
3D IC & TSV
Market Focus
What are the Markets for 3D ICs?

- 3D integrated ICs will be introduced in a variety of applications, all with their own specifications, challenges and individual roadmaps!
Opportunities for 3D TSV in Mobile Phones

- In orange: these devices can be currently found with 3D TSV
- In yellow: parts which can be found in 3DIC’s future
- In grey: parts that won’t be found in 3DIC for the next 10 years

Discrete passives

© 2012 Yole Développement SA. All rights reserved.
Mobile phones were early adopters of 3D with CIS

Memory stacked in 3D and CIS is expected to be the top 3D-IC used in mobile applications in 2017, followed by MEMS, power devices and Interposer chips (capping)
High-end applications will grow the fastest, at a ~107% CAGR in the 2010-2017 time frame, and will drive initial demand for:

- Networking memories stacked in 3D
- FPGAs & high-end ASICs using a system partitioning approach with 2.5D Interposers
3D IC & TSV
Application Focus
3D TSV Application Segmentation

**Imaging**
- WLP CIS
- BSI CIS
- 3D integrated CIS
- Wafer level auto-focus

**MEMS & Sensors**
- Gyros
- Acceleros
- Pressure sensors
- Si-micro
- FBAR filters
- Oscillators
- µProbes
- µFluidic / IJ
- µValves
- Fingerprint sensors
- IR-bolometer
- Opto (laser, VCSEL)
- Micro-mirrors

**HB-LED**
- Mobile µ-Flash
- Automotive
- Projection engine
- General Lighting

**RF, Power, Analog & Mixed Signal**
- PA
- MOSFET
- IGBT
- IPD
- DC-DC converters

**Stacked memories**
- Stacked DRAM
- Stacked NAND Flash
- Stacked NOR / PCRAM

**Logic 3D-SiP/SoC**
- 3D SiP
  - Wide IO BB
  - CPU / GPU
  - FPGA
  - High. Perf ASICs

- 3D SoC
  - Baseband / DSP
  - MCU / Processors
  - Touchscreen controller
  - Low-end ASICs
  - PMIC
Global 3DIC & TSV roadmap

Stacked Memories
- DDR3 stack
- Hybrid Memory Cube
- Wide IO stack
- NAND Flash stack

Logic 3D SiP/SoC
- 3D SIP
- DDR3 stack
- APE
- Wide IO
- RF
- Mem.
- Digital
- Analog
- Logic

Ultimate Heterogeneous 3DIC
- MEMS
- ASIC
- RF
- Mem.
- Digital
- Analog

Power, Analog & RF
- 3D IPD
- IPD
- MOSFET
- IGBT & Power MOSFET

HB-LED modules
- LED
- SUV
- Capping
- Power GaN

MEMS & Sensors
- MEMS
- FBAR
- Capping

Imaging & Opto
- 3D WLCSP
- FSI
- BSI
- CIS
- DSP
- mem

< 2009
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019

Copyr ight © Yole Développement SA. All rights reserved.
"System-Partitioning » Interposers

Definition and drivers

- « System-partitioning » Interposers enable the integration of at least one logic IC with one or several memory ICs, and possible even mixed signal or analog ICs

- They will progressively replace monolithic SoC, or SiP

- Adoption of « system-partitioning » Interposers is driven by
  - Performance
    - Electrical performance is enhanced by placing the various ICs close to one another and by interconnecting them with very high-density and large IO buses, thus enabling high bandwidth between the neighboring ICs on the interposer
    - From a thermal standpoint, 2.5D integration enables similar benefits to those of 3D integration, without the thermal drawbacks of overheating of 3D integration
    - In addition, « system-partitioning » Interposers can act as heat spreaders across the package surface area
  - Cost
    - Each stacked circuit is built using a specific technology tailored to its function (memory, logic, etc.)
  - Yield
    - Some large logic chips can be cut down into several circuits with higher front-end manufacturing yields

- Lead applications for « system-partitioning » are GPUs, FPGAs, large ASICs and APE+memory for tablets

- « System-partitioning » Interposers are generally large (exceeding 20x20mm²)
Interposers for FPGA

Focus on Xilinx Virtex 7 HT

- Last fall, Xilinx announced a single-layer, multi-chip silicon interposer for its 28nm 7 series FPGAs
- Key features
  - Two million logic cells for a high level of computational performance, and high bandwidth
  - Four slice processed in 28 nm
  - 25 x 31mm, 100 µm thick silicon Interposer
  - 45 um pitch microbumps and 10 µm TSV
  - 35 x 35 mm BGA with 180 µm pitch C4 bumps
- Even if the infrastructure had been ready for full 3D stacking, the 2.5D Interposer would still have been the right choice for FPGAs since the “10,000 routing connections” would have used up valuable chip area, making the chip slices larger and more costly than they are now
- Virtex 7 HT will consist of three FPGA slices and two 28 gbps SerDes chips on an Interposer capable of operating at 2.8 Tb/sec!

Source: Yole Developpement & Phil Garrou for iMicronews

© 2012 • 27

Copyrights © Yole Développement SA. All rights reserved.
Interposers for Large CPUs and GPUs

- Limitation/Bottleneck in conventional 2D architecture
  - Beyond eight cores, processors will lose performance benefits in a 2D configuration. This is a fundamental bottleneck that IBM and Intel are working on
    → 2D SoC partitioning and use of 2.5D Interposers will be soon be mandatory for increasing the performance of high-performance computers!

- Power 8 by IBM will be based on 2.5D Interposers
- Haswel, Intel GPU on 2.5D Interposers for laptops, with lots of on-board memory and an ultra-large data bus

Cross-section pictures of an IBM 3D stacked module demonstrator with TSVs in the thinner die
(courtesy of Chipworks)
GPU for Gaming

- Sony’s PS4 (2013) will have its GPU and memory stacked on a 2.5D Silicon Interposer with a 512-wide data bus. This will likely be an AMD chip.
- Future gaming platforms will offer 3D imagery, which requires fast & high bandwidth computing power.
- 2.5D is unanimously praised as the solution for this purpose.

- “GPU-RAM bandwidth is the key factor for rendering performance” – Sept 2011, Teiji Yutaka, SVP Technology Platform, Sony Computer Entertainment.

An Interposer module for (Yole’s assumption) an AMD GPU demonstrator, Courtesy of Global Foundries, 2012.
Micron/Samsung/IBM « HMC » Hybrid Memory Cube Technology for Wide IO Interface in LSI Applications

- Micron/Samsung/IBM recently announced a partnership in 3DIC for Wide IO interface dedicated to high-performance LSI applications (networking & storage ASICs, FPGA, etc.)
- The technology will enable:
  - Reduced cost of memory and logic SOC designs, thanks to integration of memory management functionalities within the memory controller IC manufactured by IBM (US)
  - Highly flexible “memory to logic” integration with the capability to scale with different memory/logic technology nodes and interfaces
  - Easier testability of memory stack prior to assembly to logic package
Conclusions & Perspectives
Main Conclusions and Perspectives

• 3DIC technology is considered today as a new paradigm for the future of the semiconductor industry!
  – 3DIC will enable several more decades of chip evolution at ever lower cost, higher performance and smaller-size features

• 3D stacked DRAM and 3D Logic SOC applications are expected to be the biggest drivers for the volume adoption of 3DIC technology in the next five years, followed by CMOS image sensors, power devices and MEMS
  – Today, the market is driven by high-end applications using 2.5D partitioning Interposers
  – Large-die FPGAs and ASICs are on the way to being commercialized for industrial applications, and are also expected to grow in the near future in the gaming and smart TV markets

• 2013 will likely be the key turning point for the first true implementation of 3DIC technology in significant volume, driven by the commercialization of hybrid memory cubes

• In terms of value, the 3D TSV market will reach $40B in 2017, growing more than 10 times faster than the global semiconductor industry!
  – Looking closer at the Interposer industry -- as of 2017, Yole expects 2.5D Interposer revenues to attain 14% of the packaging substrate market value
  – 3D WLCSP is the preferred solution today for the efficient assembly of small-size optoelectronic chips like CMOS image sensors. It is also the most mature 3D TSV platform at the moment, as we estimate the market to be ~ $270M in 2011 for the “middle-end” processing factories serving this specific market